

# Supply Chain Security: Security Requirement Documents for Connected Components

Hiroataka Yoshida  
AIIST/CPSEC Group Leader  
ICSS-RT Secretary-General


This presentation is based on results obtained from a project, JPNP23013, commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

NATIONAL INSTITUTE OF  
ADVANCED  
INDUSTRIAL  
SCIENCE &  
TECHNOLOGY

1. Background
  - Security Assurance
  - Hardware Security
  - Security of connected components
2. Security requirement document example 1
  - CC SCU-embedded chip
3. Security requirement document example 2
  - SESIP MCU/MPU profile
4. Conclusion

# Background -Security Assurance-

# Security certification/assurance schemes



[CRA] EU CRA: Proposal for a REGULATION OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL on horizontal cybersecurity requirements for products with digital elements and amending Regulation (EU) 2019/1020 [https://eur-lex.europa.eu/resource.html?uri=cellar:864f472b-34e9-11ed-9c68-01aa75ed71a1.0001.02/DOC\\_1&format=PDF](https://eur-lex.europa.eu/resource.html?uri=cellar:864f472b-34e9-11ed-9c68-01aa75ed71a1.0001.02/DOC_1&format=PDF)

[JC-STAR] <https://www.ipa.go.jp/security/jc-star/index.html>

[METI] <https://www.meti.go.jp/press/2023/03/20240315005/20240315005-3r.pdf>

[ETSI] ETSI EN 303 645 [https://www.ipa.go.jp/security/controlsystem/hjuojm000000418j-att/en\\_303645v020101p.pdf](https://www.ipa.go.jp/security/controlsystem/hjuojm000000418j-att/en_303645v020101p.pdf)

[NIST] NISTIR 8425 <https://nvlpubs.nist.gov/nistpubs/ir/2022/NIST.IR.8425.pdf>

[Cyber] Executive Order 14028, Improving the Nation's Cybersecurity, May 12, 2021 <https://www.whitehouse.gov/briefing-room/presidential-actions/2021/05/12/executive-order-on-improving-the-nations-cybersecurity/>

[RED] Radio Equipment Directive (RED): DIRECTIVE 2014/53/ <https://eur-lex.europa.eu/legal-content/EN/TXT/PDF/?uri=CELEX:32014L0053>

[FIT CEM] EN 17640, "Fixedtime cybersecurity evaluation methodology for ICT products" (FIT CEM), October 2022, Cen/Cenelec

[CSA] REGULATION (EU) 2019/881 OF THE EUROPEAN PARLIAMENT AND OF THE COUNCIL


[CSPN] [www.ssi.gouv.fr/administration/produitscertifies/cspn/](http://www.ssi.gouv.fr/administration/produitscertifies/cspn/)

[BSZ] [www.bsi.bund.de/bsz](http://www.bsi.bund.de/bsz)

[CLS] About Cybersecurity Labelling Scheme for IoT - CLS(IoT) <https://www.csa.gov.sg/our-programmes/certification-and-labelling-schemes/cybersecurity-labelling-scheme/about>


# ICSS-RT Activities in Japan

- The concept and applications of “IC systems” have expanded from the IC card field to semiconductor chips for embedded devices and a wide range of applications.
- Modern requirements: Implementing minimal security and quantum-resistant cryptography even in lightweight edge devices.




# Evaluation and certification with PP/ST in CC

- JISEC (Japan Information Security Evaluation and Certification Scheme)  
A scheme for certifying IT products based on the evaluation standard ISO/IEC 15408 (Common Criteria: CC)
- CC: Common Criteria for Information Technology Security Evaluation



- The security requirements specification clarifies what requirements must be met in secure development.




[https://www.ipa.go.jp/security/jisec/certified\\_pps/c0764/c0764\\_it1797.html](https://www.ipa.go.jp/security/jisec/certified_pps/c0764/c0764_it1797.html)

The position of PP in secure development


# Background – Hardware Security –

# Hardware security evaluation/certification by the European SOG-IS


- Smart cards can move with users “anytime, anywhere”
- Attackers can easily obtain them
- Attacks may place a probe needle directly on the semiconductor chip mounted on the card and may steal signals flowing through the chip's circuitry
- To obtain cryptographic keys, attacks may exploit via the “physical interface” etc., by observing the power consumption or electromagnetic waves generated when the chip performs cryptographic processing
- In the field of hardware security, numerous attacks have been known since the year 2000, SOG-IS consolidates these into ten attacks, organizes them, and then **establishes evaluation criteria**



# Transition of from SOGIS to ENISA




- The EU Cybersecurity Act was adopted by the Parliament in 2019 and entered into force in June of the same year.
- The European Union Agency for Cybersecurity (ENISA) was tasked with establishing EU Cybersecurity Certification Scheme on Common Criteria (EUCC)\*
- CC-based Security Assurance Scheme for Introducing Unified European Standards for IT Security Products
- **Smartcard** remains focused technical domain at European level



- EU Cybersecurity Certification
- <https://www.enisa.europa.eu/publications/cybersecurity-certification-eucc-candidate-scheme-v1-1.1>

# Calculating the attack potential for smartcard evaluations in EUCC



As levels increase, countermeasures to withstand strong attackers become necessary.

Range of values	TOE resistant to attackers with attack potential of:
0-15	No rating
16-20	<u>Basic</u>
21-24	<u>Enhanced-Basic</u>
25-30	<u>Moderate</u>
31 and above	<u>High</u>




CC Part3		EU CSA
	—	<b>Basic</b>
AVA_VAN.1	Vulnerability Survey o TOE resistance against <u>BASIC Attack Potential (AP)</u>	<b>Substantial</b>
AVA_VAN.2	(Unstructured) Vulnerability Analysis o TOE resistance against <u>BASIC AP</u>	
AVA_VAN.3	Focused (Unstructured) Vulnerability Analysis o TOE resistance against <u>ENHANCED-BASIC AP</u>	<b>High</b>
AVA_VAN.4	Methodical Vulnerability Analysis o TOE resistance against <u>MODERATE AP</u>	
AVA_VAN.5	Advanced Methodical Vulnerability Analysis o TOE resistance against <u>HIGH AP</u>	

- EU Cybersecurity Certification
- <https://www.enisa.europa.eu/publications/cybersecurity-certification-eucc-candidate-scheme-v1-1.1>



## **Background –Security of connected components–**

Wider range of ToE of ToE for security assurance

focus of security assurance has expanded from IC cards to connected components.



## How to balance assurance cost and assurance strictness?





# Protection Profile for Single Chip Microcontroller equipped with a secure cryptographic unit 1.20\*

- This PP specifies security requirements for a single-chip microcontroller equipped in an embedded device.
- This PP was issued in 2022.
- The core technology is **SCU** (Secure Cryptographic Unit).
- The target edge devices include sensors, actuators, and surveillance cameras.
- AVA\_VAN.2 is needed
  - Balanced assurance components for cheap TOE

[https://www.ipa.go.jp/en/security/jisec/pps/certified-cert/c0764\\_it1797.html](https://www.ipa.go.jp/en/security/jisec/pps/certified-cert/c0764_it1797.html)


<https://www.commoncriteriaportal.org/pps/index.cfm>

 **Common Criteria**  **JISEC**  
Japan Information Technology Security Evaluation and Certification Scheme

[JISEC-Protection Profiles Certification](#) [Common Criteria Portal](#)

*Protection Profile List*



### Protection Profile for Single Chip Microcontroller equipped with a secure cryptographic unit 1.20




**National Institute of Advanced Industrial Science and Technology**

Last Updated 2026-02-10

<p><b>Protection Profile Name :</b> Protection Profile for Single Chip Microcontroller equipped with a secure cryptographic unit</p> <p><b>Version of PP :</b> 1.20</p> <p><b>Technology Type:</b> Single Chip Microcontroller for embedded device</p> <p><b>Certification Identification :</b> JISEC-C0764</p> <p><b>Date :</b> 2022-09-30</p> <p><b>Version of Common Criteria:</b> 3.1 release5</p> <p><b>Conformance Claim :</b> EAL1 Augmented with ASE_SPD.1, ADV_ARC.1, ADV_FSP.2, ADV_TDS.1, ALC_FLR.1, AVA_VAN.2, AVA_SCU_EXT.1</p> <p><b>PP Identifier :</b> None</p> <p><b>Procurement Entity :</b> -</p>	<p><b>Sponsor :</b> National Institute of Advanced Industrial Science and Technology</p> <p><b>POC :</b> Hiroataka Yoshida</p> <p><b>Division :</b> Cyber Physical Security Research Center</p> <p><b>Phone :</b> +81-3-3599-8001</p> <p><b>E-mail :</b> hiroataka.yoshida@aist.go.jp</p> <p><b>Evaluation Facility :</b> ECSEC Laboratory Inc. Evaluation Center</p>
--	---

[Certification/Validation Report](#) :  (658 KB) [CC Certificate Image](#) :  (228 KB)(2024-07-18)

[Protection Profile](#) :  (1.8 MB)(2024-09-02)

---

#### PRODUCT DESCRIPTION

**Description of PP**

This PP specifies security requirements for a single-chip microcontroller with an SCU (Secure Cryptographic Unit) equipped in an embedded device. The TOE conformant to this PP is a microcontroller for embedded devices that are so-called IoT edge devices such as sensors, actuators, and surveillance cameras. The SCU consists of a cryptographic engine, a software gate allowing access to the cryptographic engine via "software gate APIs," and a hardware gate.

# TOE with a secure cryptographic unit (SCU)

- Secure Cryptographic Unit as Root-of-Trust
  - Published in IEICE Transactions on Electronics in July 2021
  - Tsutomu MATSUMOTO, Makoto IKEDA, Makoto NAGATA, Yasuyoshi UEMURA
- Secure cryptographic unit (SCU)
  - A root of trust providing a secure public-key cryptographic capability that can be embedded in a microcontroller chip or systems on a chip (SoC)
  - The SCU is represented as a security intellectual property (IP) that realizes these hardware-level security functions
- There are several different security situations for small chips in embedded devices
  - While there are already properly managed vulnerability assessment methods in place for using smart cards
- SCU Security Platform




Figure 1-2 an example of TOE configuration

TOE protects following assets 'As'.

#	Notation	Asset
1	As.SCU	Integrity of security services provided for the application software.
2	As.ConfUD	Confidentiality of user data that requires confidentiality.
3	As.IntegUD	Integrity of user data that requires integrity

# The very reason why our PP exists

- PPs [PP84] on secure MCUs and the SD [SDSM] (supporting document) that have been widely used exist:
  - high-value assets (financial or personal information) stored in **smart cards**.
  - TOE is resistant to attacks performed by an attacker of **High attack potential, typically AVA\_VAN.5**
- Our PP in contrast to these existing PPs includes:
  - TOE is used for **connected components**: sensors, actuators, surveillance cameras.
  - Asset value handled is low. The use of the TOE does not assume high-value assets.
  - Attacker is a *pleasant criminal* showing off his technology
  - TOE resists attacks performed by an attacker of **Basic attack potential**

TOE could be resistant to certain types of attacks performed by an attacker possessing **Enhanced-Basic attack potential**

Range of values	TOE resistant to attackers with attack potential of:
0-15	No rating
16-20	<u>Basic</u>
21-24	<u>Enhanced-Basic</u>
25-30	<u>Moderate</u>
31 and above	<u>High</u>



Our PP (SCU PP)

Known PP [PP84]

CC Part3	
AVA_VAN.1	Vulnerability Survey o TOE resistance against <b><u>BASIC Attack Potential (AP)</u></b>
AVA_VAN.2	(Unstructured) Vulnerability Analysis o TOE resistance against <b><u>BASIC AP</u></b>
AVA_VAN.3	Focused (Unstructured) Vulnerability Analysis o TOE resistance against <b><u>ENHANCED-BASIC AP</u></b>
AVA_VAN.4	Methodical Vulnerability Analysis o TOE resistance against <b><u>MODERATE AP</u></b>
AVA_VAN.5	Advanced Methodical Vulnerability Analysis o TOE resistance against <b><u>HIGH AP</u></b>

[PP84] Eurosmart - Security IC Platform Protection Profile with Augmentation Packages: BSI-CC-PP-0084-2014 ver.1.0  
 [SDSM] JIL Application of Attack Potential to Smartcards and Similar Devices  
 [EUCC] <https://www.enisa.europa.eu/publications/cybersecurity-certification-eucc-candidate-scheme-v1-1.1>

# SESIP (Security Evaluation Standard for IoT Platforms)\*

- GlobalPlatform
- Reduce cost in security certification
- Scope: HW、Library、Root of Trust、RTOS
- SESIP1 - SESIP 5
- EN 17927:2023 (MAIN) Security Evaluation Standard for IoT Platforms
- Over 28 SESIP-certified products



SESIP-certified products include:

GlobalPlatform SESIP Certification Bodies:

GlobalPlatform SESIP-licensed laboratories:

## Certified chips

Assurance Claim	Issue Date	TOE type	Usecase	TOE Name	Package				
					Base SP	Secure Services	Software Isolation	Hardware Protection	Secure Enclave
SESIP2	2024/5/24	MCU with BLE and CAN-FD	Automotive and Industrial applications	KW45 / K32W148 / MCX W71 Product Family	✓	✓	✓		
SESIP3	2024/3/11	Wireless MCU	smart home, gaming controllers, enterprise and industrial automation, smart energy	NXP RW61x Version A1, A2	✓	✓	✓	✓	✓

\* <https://globalplatform.org/sesip/>  
 \*\* <https://trustcb.com/iot/sesip/>  
 \*\*\* EN 17927:2023 (MAIN) Security Evaluation Standard for IoT Platforms (SESIP). An effective methodology for applying cybersecurity assessment and re-use for connected products.  
<https://standards.iteh.ai/catalog/standards/cen/e545f156-f87b-4463-a711-9483b31a202d/en-17927>

SESIP focuses on the security of Connected Products based on the Connected Platform.



GlobalPlatform Technology  
Security Evaluation  
Standard for IoT Platforms  
(SESIP) Methodology

Version 1.2  
Public Release  
July 2023  
Document Reference: GPT\_PST\_070

Copyright © 2019-2023 GlobalPlatform, Inc. All Rights Reserved.  
Requests of this document are made to submit, with their contents, modification of any  
content or other intellectual property rights or which may have the same effect as the  
document, and to be published in any form or by any means, including electronic, mechanical,  
photocopying, recording, or by any information storage and retrieval system, without  
permission in writing from GlobalPlatform, Inc. Use of the information herein is limited to the  
information herein and is not intended to be used for any other purpose. GlobalPlatform  
incorporates the information herein into its "GlobalPlatform" and may not be used for any  
other purpose without the express written consent of GlobalPlatform, Inc.

## Connected Product

Connected  
Applications

## Example of Connected Platform

Comm

Secure Storage

Crypto Library

Core OS

Isolation

Firmware

Bootloader & IoT

Hardware

## Threat Model in SESIP methodology

### Base scenario

- ▶ Essential threat model, the attack phase only involves remote access to the platform  
This addresses a primary concern:  
scalable attacks exploiting remote connections to connected platforms.

### Extended scenario– physical access

- ▶ When the platform is physically accessible to attackers

### Extended scenario- untrusted software


- ▶ When untrusted software is loaded onto the platform by an attacker,  
→ it may affect the platform, its components, or its applications.

User-friendly writing style. Easy to read.  
Specific purpose, highly concrete, but with lower versatility and flexibility.



- 1. Introduction
- 2. SESIP Profile Introduction
- 3. Security Objectives for the Operational Environment
- 4. Security Requirements and Implementation
- 5. Mapping and Sufficiency Rationales
- Annex. A. Relation of Assurance Levels and Relevant to this SESIP Profile (Informative)
- Annex. B. Clarification on the Use Cases Relevant to Attack Rating (Informative)

Figure 2-1: TOE Scope Representation Example



As a base, the platform fulfills the following Security Functional Requirements:

#	Names	Requirement
1	<b>Verification of Platform Identity</b>	The platform <b><u>provides a unique identification of itself</u></b> , including all its parts and their versions.
2	<b>Secure Initialization of Platform</b>	The platform <b><u>ensures its authenticity and integrity during platform initialization</u></b> . If platform authenticity or integrity cannot be ensured, the platform will go to <list of controlled states>.
3	<b>Secure Update of Platform</b>	The platform <b><u>can be updated to a newer version</u></b> in the field such that the integrity, authenticity, and confidentiality of the platform is maintained.
4	<b>Residual Information Purging</b>	The platform <b><u>ensures that &lt;list of data&gt;</u></b> , with the exception of <list of exceptions of data that is not erased automatically>, <b><u>is erased</u></b> using the method specified in <specification> <b><u>before the memory is (re)used</u></b> by the platform or application again and before an attacker can access it.
5	<b>Secure Debugging</b>	The platform <b><u>only provides &lt;list of endpoints&gt; authenticated</u></b> as specified in <specification> <b><u>with debug functionality</u></b> . The platform ensures that all data stored by the application, with the exception of <exceptions>, is made unavailable.

To reuse SESIP certificate

## GlobalPlatform

Consistent

規格文書SESIP

SESIP3

SESIP2

SESIP1

## Europe

Cybersecurity Certification: Candidate EUCC Scheme

Following the request from the European Commission in accordance with Article 48.2 of the Cybersecurity Act, ENISA has set up an Ad Hoc Working Group to support the preparation of a candidate EU cyb...

www.enisa.europa.eu

CYBERSECURITY CERTIFICATION

EUCC, a candidate cybersecurity certification scheme to serve as a successor to the existing SOG-IS

V1.0 | 01/07/2020

EUCC

AVA\_VAN.5

AVA\_VAN.4

AVA\_VAN.3

AVA\_VAN.2

AVA\_VAN.1

CSA

High


Substantial

Basic


National Agencies

Private Certification

Self Declaration



Reuse



- Introduction to Security assurance, HW security, security of connected components
- CC certified protection profile
- SESIP profile
  - SESIP Methodology
  - SESIP Profile Secure MCU/MPU